URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [nog_patch_38/] [or1ksim/] [cache/] [dcache_model.h] - Rev 1782

Rev	Log message	Author	Age	Path
1782		root	5514d 16h	/or1k_old/tags/nog_patch_38/or1ksim/cache/dcache_model.h
1765		root	5625d 08h	/or1k_old/tags/nog_patch_38/or1ksim/cache/dcache_model.h
1401	This commit was manufactured by cvs2svn to create tag 'nog_patch_38'.		7065d 15h	/or1k_old/tags/nog_patch_38/or1ksim/cache/dcache_model.h
1382	Nir Mor: Implemented DCCFGR, ICCFGR, DMMUCFGR and IMMUCFGR spr registers.	nogj	7080d 19h	/or1k_old/tags/nog_patch_38/or1ksim/cache/dcache_model.h
1350	Mark a simulated cpu address as such, by introducing the new oraddr_t type	nogj	7115d 13h	/or1k_old/tags/nog_patch_38/or1ksim/cache/dcache_model.h
1308	Gyorgy Jeney: extensive cleanup	phoenix	7320d 08h	/or1k_old/tags/nog_patch_38/or1ksim/cache/dcache_model.h
631	Real cache access is simulated now.	simons	8222d 09h	/or1k_old/tags/nog_patch_38/or1ksim/cache/dcache_model.h
626	store buffer added	markom	8222d 22h	/or1k_old/tags/nog_patch_38/or1ksim/cache/dcache_model.h
428	cache configuration added	markom	8271d 16h	/or1k_old/tags/nog_patch_38/or1ksim/cache/dcache_model.h
5	Data and instruction cache simulation added.	lampret	8920d 09h	/or1k_old/tags/nog_patch_38/or1ksim/cache/dcache_model.h