OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [nog_patch_53/] [or1ksim/] [testbench/] [cache.c] - Rev 1782

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1782 root 5515d 17h /or1k_old/tags/nog_patch_53/or1ksim/testbench/cache.c
1765 root 5626d 09h /or1k_old/tags/nog_patch_53/or1ksim/testbench/cache.c
1431 This commit was manufactured by cvs2svn to create tag 'nog_patch_53'. 7066d 16h /or1k_old/tags/nog_patch_53/or1ksim/testbench/cache.c
631 Real cache access is simulated now. simons 8223d 10h /or1k_old/tags/nog_patch_53/or1ksim/testbench/cache.c
621 Cache test works on hardware. simons 8224d 21h /or1k_old/tags/nog_patch_53/or1ksim/testbench/cache.c
575 Not needed to be compiled with -O2 optimization any more. simons 8237d 20h /or1k_old/tags/nog_patch_53/or1ksim/testbench/cache.c
574 fixed some tests to work markom 8237d 22h /or1k_old/tags/nog_patch_53/or1ksim/testbench/cache.c
534 Changed to work with new simulator. simons 8245d 19h /or1k_old/tags/nog_patch_53/or1ksim/testbench/cache.c
484 Changed to support execution from various addresses. simons 8264d 13h /or1k_old/tags/nog_patch_53/or1ksim/testbench/cache.c
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8272d 21h /or1k_old/tags/nog_patch_53/or1ksim/testbench/cache.c
349 Some bugs regarding cache simulation fixed. simons 8297d 12h /or1k_old/tags/nog_patch_53/or1ksim/testbench/cache.c
322 IC test repaired.C simons 8303d 14h /or1k_old/tags/nog_patch_53/or1ksim/testbench/cache.c
224 added various tests markom 8320d 20h /or1k_old/tags/nog_patch_53/or1ksim/testbench/cache.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.