URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [nog_patch_64/] [or1ksim/] [mmu/] [dmmu.h] - Rev 1782

Rev	Log message	Author	Age	Path
1782		root	5552d 11h	/or1k_old/tags/nog_patch_64/or1ksim/mmu/dmmu.h
1765		root	5663d 03h	/or1k_old/tags/nog_patch_64/or1ksim/mmu/dmmu.h
1454	This commit was manufactured by cvs2svn to create tag 'nog_patch_64'.		7103d 10h	/or1k_old/tags/nog_patch_64/or1ksim/mmu/dmmu.h
1350	Mark a simulated cpu address as such, by introducing the new oraddr_t type	nogj	7153d 08h	/or1k_old/tags/nog_patch_64/or1ksim/mmu/dmmu.h
1308	Gyorgy Jeney: extensive cleanup	phoenix	7358d 03h	/or1k_old/tags/nog_patch_64/or1ksim/mmu/dmmu.h
430	dpfault and ipfault exceptions implemented	markom	8309d 11h	/or1k_old/tags/nog_patch_64/or1ksim/mmu/dmmu.h
425	immu and dmmu configurations added	markom	8309d 13h	/or1k_old/tags/nog_patch_64/or1ksim/mmu/dmmu.h
204	Added function prototypes to stop gcc from complaining	erez	8391d 13h	/or1k_old/tags/nog_patch_64/or1ksim/mmu/dmmu.h
62	OR1K DMMU model.	lampret	8735d 18h	/or1k_old/tags/nog_patch_64/or1ksim/mmu/dmmu.h
6	Just a regular update with exception of cache simulation. MMU simulation still under development.	lampret	8958d 04h	/or1k_old/tags/nog_patch_64/or1ksim/mmu/dmmu.h