OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [testbench/] [except_test_s.S] - Rev 1782

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1782 root 5515d 04h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/testbench/except_test_s.S
1765 root 5625d 20h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/testbench/except_test_s.S
1758 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc3'. 5640d 01h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/testbench/except_test_s.S
970 Testbench is now running on ORP architecture platform. simons 8024d 21h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/testbench/except_test_s.S
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 8027d 03h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/testbench/except_test_s.S
608 Range exception removed from test. simons 8230d 06h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/testbench/except_test_s.S
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8232d 20h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/testbench/except_test_s.S
522 Bug fixed. simons 8247d 01h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/testbench/except_test_s.S
519 except_test.S renamed to except_test_s.S simons 8247d 04h /or1k_old/tags/rel-0-3-0-rc3/or1ksim/testbench/except_test_s.S

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.