URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [rel_22/] [or1200/] [rtl/] [verilog/] [or1200_if.v] - Rev 1782

Rev	Log message	Author	Age	Path
1782		root	5514d 12h	/or1k_old/tags/rel_22/or1200/rtl/verilog/or1200_if.v
1765		root	5625d 04h	/or1k_old/tags/rel_22/or1200/rtl/verilog/or1200_if.v
1232	This commit was manufactured by cvs2svn to create tag 'rel_22'.		7504d 08h	/or1k_old/tags/rel_22/or1200/rtl/verilog/or1200_if.v
1163	This commit was manufactured by cvs2svn to create branch 'branch_qmem'.		7730d 00h	/or1k_old/tags/rel_22/or1200/rtl/verilog/or1200_if.v
788	Some of the warnings fixed.	lampret	8163d 12h	/or1k_old/tags/rel_22/or1200/rtl/verilog/or1200_if.v
617	Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways.	lampret	8224d 02h	/or1k_old/tags/rel_22/or1200/rtl/verilog/or1200_if.v
504	New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.	lampret	8248d 19h	/or1k_old/tags/rel_22/or1200/rtl/verilog/or1200_if.v