OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [cpu/] [or1k/] [sprs.h] - Rev 1782

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1782 root 5552d 00h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
1765 root 5662d 16h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
1648 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc3'. 6809d 19h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6809d 19h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
1532 Add pretty spr dumping code nogj 7010d 19h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 7012d 03h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 7012d 03h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
1442 Replace some problematic calles to mfspr/mtspr with direct access to the spr nogj 7102d 23h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7102d 23h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
1354 typing fixes phoenix 7152d 00h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7152d 21h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
997 PRINTF should be used instead of printf; command redirection repaired markom 8054d 06h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
728 tick timer works with scheduler markom 8223d 04h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8254d 01h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
624 Added logging of writes/read to/from SPR registers. ivang 8260d 22h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8269d 16h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
518 some more performance optimizations markom 8285d 00h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
517 some performance optimizations markom 8285d 01h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8301d 00h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8434d 01h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or1k/sprs.h

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.