URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [cpu/] [or32/] [insnset.c] - Rev 1782

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
1782		root	5552d 00h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1765		root	5662d 16h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1648	This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc3'.		6809d 19h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1646	This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'.		6809d 19h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1557	Fix most warnings issued by gcc4	nogj	6945d 06h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1537	Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr	nogj	7007d 08h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1513	Remove the flag global	nogj	7012d 03h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1508	Remove m{f,t}spr calls where we can access the spr directly	nogj	7012d 03h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1506	* Remove very slow {set,test}sprbit{,s} functions. * Remove uses of getsprbits in time critical functions.	nogj	7012d 03h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1471	Rewrite the interactive mode handling to also work in the recompiler	nogj	7102d 23h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1438	NOP_REPORT should report numbers in hex not decimal	nogj	7102d 23h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1432	Collect most of the cpu state variables in a structure (cpu_state)	nogj	7102d 23h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1386	Rework exception handling	nogj	7109d 03h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1375	Remove FAST_SIM, it nolonger provides a speed up	nogj	7143d 18h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1350	Mark a simulated cpu address as such, by introducing the new oraddr_t type	nogj	7152d 21h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1344	* Avoid doing a store in every instruction executed by storeing the instruction function unit in or32_opcodes	nogj	7166d 01h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1343	* Fix warnings in insnset.c and execute.c	nogj	7166d 01h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1342	* Fix generate.c to produce a execgen.c with less warnings. * Fix the --enable-simple configure option.	nogj	7166d 01h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1338	l.ff1 instruction added	andreje	7181d 23h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c
1321	some tests rely on exit(0) as a last std output text to pass	phoenix	7267d 16h	/or1k_old/tags/stable_0_2_0_rc3/or1ksim/cpu/or32/insnset.c

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [cpu/] [or32/] [insnset.c] - Rev 1782

Filtering Options