OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [testbench/] [mmu.c] - Rev 1782

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1782 root 5515d 03h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
1765 root 5625d 19h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
1648 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc3'. 6772d 22h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6772d 22h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 6817d 18h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
1446 Cosmetic fixes nogj 7066d 02h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 8005d 06h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8017d 09h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
970 Testbench is now running on ORP architecture platform. simons 8024d 20h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 8026d 22h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
639 MMU cache inhibit bit test added. simons 8219d 21h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8232d 19h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
509 unused var warning corrected markom 8249d 04h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
480 RTL_SIM define added for shorter simulation runtime. simons 8264d 03h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
466 EEAR is used for determing ITLB miss and IPF page address. simons 8264d 20h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
457 Page size set to 8192. simons 8268d 23h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
448 Permission test added. simons 8270d 09h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
417 ITLB test tested on simulator. simons 8274d 18h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
415 DTLB test tested on simulator. simons 8275d 19h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c
413 some section changes markom 8276d 04h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/mmu.c

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.