OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [testbench/] [support/] [support.h] - Rev 1782

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1782 root 5515d 13h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/support/support.h
1765 root 5626d 05h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/support/support.h
1648 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc3'. 6773d 08h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/support/support.h
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6773d 08h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/support/support.h
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 8005d 16h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/support/support.h
997 PRINTF should be used instead of printf; command redirection repaired markom 8017d 19h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/support/support.h
915 cuc main verilog file generation markom 8041d 13h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/support/support.h
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8233d 05h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/support/support.h
410 MMU test added. simons 8277d 12h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/support/support.h
381 number display is more strict with 0x prefix with hex numbers markom 8286d 17h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/support/support.h
342 added exception vectors to support and modified section names markom 8300d 15h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/support/support.h
226 added missing support files markom 8320d 14h /or1k_old/tags/stable_0_2_0_rc3/or1ksim/testbench/support/support.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.