OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_defines.v] - Rev 1782

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1782 root 5527d 22h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1765 root 5638d 14h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1736 See OR1200_MAC_SHIFTBY in or1200_defines.v for explanation of the change. Since now no more 28 bits shift for l.macrc insns however for backward compatbility it is possible to set arbitry number of shifts. lampret 6705d 11h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1582 Added support for RAMB16 Xilinx4/Spartan3 primitives jcastillo 6877d 01h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1334 l.ff1 and l.cmov instructions added andreje 7162d 03h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1293 Non-functional changes. Coding style fixes. lampret 7374d 18h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1288 By default l.cust5 insns are disabled lampret 7404d 17h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1284 Added some l.cust5 custom instructions as example lampret 7404d 17h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1273 Add support for 512B instruction cache. simont 7436d 02h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1267 Merged branch_qmem into main tree. lampret 7439d 04h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1228 Exception prefix configuration changed to match branch_qmem configuration. simons 7520d 04h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1200 mbist signals updated according to newest convention markom 7610d 05h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7786d 12h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1155 No functional change. Only added customization for exception vectors. lampret 7789d 14h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7802d 16h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7803d 11h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7923d 04h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1078 Previous check-in was done by mistake. mohor 7963d 22h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1077 Signal scanb_sen renamed to scanb_en. mohor 7963d 22h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7974d 17h /or1k_old/trunk/or1200/rtl/verilog/or1200_defines.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.