OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [or1ksim/] [cpu/] [dlx/] [execute.c] - Rev 1782

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1782 root 5732d 13h /or1k_old/trunk/or1ksim/cpu/dlx/execute.c
1765 root 5843d 05h /or1k_old/trunk/or1ksim/cpu/dlx/execute.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8234d 19h /or1k_old/trunk/or1ksim/cpu/dlx/execute.c
393 messages: exception on many places changed to abort markom 8502d 21h /or1k_old/trunk/or1ksim/cpu/dlx/execute.c
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files		 markom 8671d 14h /or1k_old/trunk/or1ksim/cpu/dlx/execute.c
30 Updated SPRs, exceptions. Added 16450 device. lampret 9043d 05h /or1k_old/trunk/or1ksim/cpu/dlx/execute.c
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 9138d 06h /or1k_old/trunk/or1ksim/cpu/dlx/execute.c
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.		 cvs 9264d 00h /or1k_old/trunk/or1ksim/cpu/dlx/execute.c
2 First import. cvs 9264d 00h /or1k_old/trunk/or1ksim/cpu/dlx/execute.c

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.