OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [or1ksim/] [cpu/] [or1k/] [Makefile.in] - Rev 1782

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1782 root 5732d 12h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
1765 root 5843d 04h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.
jeremybennett 5992d 09h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 6028d 09h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
1743 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 6029d 08h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
1576 configure updates phoenix 7102d 04h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
1376 aclocal && autoconf && automake phoenix 7317d 15h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
1249 Downgrading back to automake-1.4 lampret 7703d 04h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
997 PRINTF should be used instead of printf; command redirection repaired markom 8234d 18h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
970 Testbench is now running on ORP architecture platform. simons 8242d 05h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
877 ata beta release rherveille 8286d 04h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
517 some performance optimizations markom 8465d 13h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8504d 17h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8537d 16h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode
markom 8664d 16h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files
markom 8671d 13h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
54 Regular maintenance. lampret 8966d 20h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
30 Updated SPRs, exceptions. Added 16450 device. lampret 9043d 04h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
28 Adding COFF loader. lampret 9058d 02h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in
23 Common OR1K backend for OR32 and OR16. lampret 9073d 23h /or1k_old/trunk/or1ksim/cpu/or1k/Makefile.in

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.