OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [or1ksim/] [testbench/] [int_test.S] - Rev 1782

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1782 root 5732d 00h /or1k_old/trunk/or1ksim/testbench/int_test.S
1765 root 5842d 16h /or1k_old/trunk/or1ksim/testbench/int_test.S
970 Testbench is now running on ORP architecture platform. simons 8241d 17h /or1k_old/trunk/or1ksim/testbench/int_test.S
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 8243d 23h /or1k_old/trunk/or1ksim/testbench/int_test.S
802 Cache and tick timer tests fixed. simons 8374d 05h /or1k_old/trunk/or1ksim/testbench/int_test.S
619 all test pass, after newest changes markom 8441d 04h /or1k_old/trunk/or1ksim/testbench/int_test.S
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8449d 16h /or1k_old/trunk/or1ksim/testbench/int_test.S
576 some risc test added markom 8454d 00h /or1k_old/trunk/or1ksim/testbench/int_test.S

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.