OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [or1ksim/] [testbench/] [mmu_asm.S] - Rev 1782

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1782 root 5615d 09h /or1k_old/trunk/or1ksim/testbench/mmu_asm.S
1765 root 5726d 01h /or1k_old/trunk/or1ksim/testbench/mmu_asm.S
639 MMU cache inhibit bit test added. simons 8320d 02h /or1k_old/trunk/or1ksim/testbench/mmu_asm.S
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8333d 00h /or1k_old/trunk/or1ksim/testbench/mmu_asm.S
475 l.jalr r9 is not used any more. simons 8364d 11h /or1k_old/trunk/or1ksim/testbench/mmu_asm.S
415 DTLB test tested on simulator. simons 8376d 00h /or1k_old/trunk/or1ksim/testbench/mmu_asm.S
413 some section changes markom 8376d 10h /or1k_old/trunk/or1ksim/testbench/mmu_asm.S
410 MMU test added. simons 8377d 07h /or1k_old/trunk/or1ksim/testbench/mmu_asm.S

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.