OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [rc203soc/] [rtl/] [verilog/] [soc.v] - Rev 1782

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1782 root 5510d 11h /or1k_old/trunk/rc203soc/rtl/verilog/soc.v
1765 root 5621d 03h /or1k_old/trunk/rc203soc/rtl/verilog/soc.v
1620 Added SMC91C111 LAN Chip Interruption to work with uClinux jcastillo 6802d 13h /or1k_old/trunk/rc203soc/rtl/verilog/soc.v
1587 Supports two RAM banks by Jacob Bower jcastillo 6851d 08h /or1k_old/trunk/rc203soc/rtl/verilog/soc.v
1575 no message jcastillo 6893d 01h /or1k_old/trunk/rc203soc/rtl/verilog/soc.v
1494 Added support for ethernet chip jcastillo 7005d 13h /or1k_old/trunk/rc203soc/rtl/verilog/soc.v
1327 Firt import of OR1200 over Celoxica RC203 platform jcastillo 7169d 09h /or1k_old/trunk/rc203soc/rtl/verilog/soc.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.