OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_2/] [rtl/] [verilog/] [pci_bridge32.v] - Rev 154

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
154 New directory structure. root 5583d 17h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v
133 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7491d 14h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v
132 Compact PCI Hot Swap support added.
New testcases added.
Specification updated.
Test application changed to support WB B3 cycles.		 mihad 7491d 14h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v
130 The wbs B3 to B2 translation logic had wrong reset wire connected! mihad 7500d 13h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v
128 Some warning cleanup. simons 7501d 16h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v
122 mbist signals updated according to newest convention markom 7554d 16h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v
115 Added signals for WB Master B3. tadejm 7611d 05h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v
108 Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure. tadejm 7624d 09h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.		 mihad 7629d 07h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7817d 08h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v
69 Changed BIST signal names etc.. mihad 7915d 12h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7918d 22h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v
67 Changed BIST signals for RAMs. tadejm 7919d 02h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v
63 Added additional testcase and changed rst name in BIST to trst mihad 7925d 15h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v
62 Added BIST signals for RAMs. mihad 7928d 08h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v
21 Repaired a few bugs, updated specification, added test bench files and design document mihad 8177d 10h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v
6 Updated all files with inclusion of timescale file for simulation purposes. mihad 8296d 17h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v
2 New project directory structure mihad 8299d 10h /pci/tags/asyst_2/rtl/verilog/pci_bridge32.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.