URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_3/] [rtl/] [verilog/] [conf_space.v] - Rev 154

Rev	Log message	Author	Age	Path
154	New directory structure.	root	5576d 13h	/pci/tags/rel_3/rtl/verilog/conf_space.v
74	This commit was manufactured by cvs2svn to create tag 'rel_3'.		7816d 05h	/pci/tags/rel_3/rtl/verilog/conf_space.v
45	Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image	mihad	7977d 10h	/pci/tags/rel_3/rtl/verilog/conf_space.v
21	Repaired a few bugs, updated specification, added test bench files and design document	mihad	8170d 06h	/pci/tags/rel_3/rtl/verilog/conf_space.v
6	Updated all files with inclusion of timescale file for simulation purposes.	mihad	8289d 13h	/pci/tags/rel_3/rtl/verilog/conf_space.v
2	New project directory structure	mihad	8292d 06h	/pci/tags/rel_3/rtl/verilog/conf_space.v