OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_6/] [sim/] [rtl_sim/] [run/] [run_pci_sim_regr.scr] - Rev 154

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
154 New directory structure. root 5587d 20h /pci/tags/rel_6/sim/rtl_sim/run/run_pci_sim_regr.scr
112 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7622d 15h /pci/tags/rel_6/sim/rtl_sim/run/run_pci_sim_regr.scr
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.		 mihad 7633d 11h /pci/tags/rel_6/sim/rtl_sim/run/run_pci_sim_regr.scr
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.		 mihad 7638d 20h /pci/tags/rel_6/sim/rtl_sim/run/run_pci_sim_regr.scr
92 Update! mihad 7686d 02h /pci/tags/rel_6/sim/rtl_sim/run/run_pci_sim_regr.scr
81 Updated synchronization in top level fifo modules. mihad 7818d 07h /pci/tags/rel_6/sim/rtl_sim/run/run_pci_sim_regr.scr
73 Bug fixes, testcases added. mihad 7827d 12h /pci/tags/rel_6/sim/rtl_sim/run/run_pci_sim_regr.scr
63 Added additional testcase and changed rst name in BIST to trst mihad 7929d 18h /pci/tags/rel_6/sim/rtl_sim/run/run_pci_sim_regr.scr
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7940d 11h /pci/tags/rel_6/sim/rtl_sim/run/run_pci_sim_regr.scr
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7988d 18h /pci/tags/rel_6/sim/rtl_sim/run/run_pci_sim_regr.scr
26 Modified testbench and fixed some bugs mihad 8163d 12h /pci/tags/rel_6/sim/rtl_sim/run/run_pci_sim_regr.scr
17 *** empty log message *** mihad 8181d 15h /pci/tags/rel_6/sim/rtl_sim/run/run_pci_sim_regr.scr

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.