OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [trunk/] [bench/] [verilog/] [wb_master32.v] - Rev 154

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
154 New directory structure. root 5844d 09h /pci/trunk/bench/verilog/wb_master32.v
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.
mihad 7889d 23h /pci/trunk/bench/verilog/wb_master32.v
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.
mihad 7895d 09h /pci/trunk/bench/verilog/wb_master32.v
92 Update! mihad 7942d 15h /pci/trunk/bench/verilog/wb_master32.v
15 Initial testbench import. Still under development mihad 8438d 03h /pci/trunk/bench/verilog/wb_master32.v

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.