OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [trunk/] [rtl/] [verilog/] [pci_target32_devs_crit.v] - Rev 154

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
154 New directory structure. root 5717d 20h /pci/trunk/rtl/verilog/pci_target32_devs_crit.v
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7951d 11h /pci/trunk/rtl/verilog/pci_target32_devs_crit.v
21 Repaired a few bugs, updated specification, added test bench files and design document mihad 8311d 13h /pci/trunk/rtl/verilog/pci_target32_devs_crit.v
6 Updated all files with inclusion of timescale file for simulation purposes. mihad 8430d 20h /pci/trunk/rtl/verilog/pci_target32_devs_crit.v
2 New project directory structure mihad 8433d 13h /pci/trunk/rtl/verilog/pci_target32_devs_crit.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.