OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [trunk/] [sim/] [rtl_sim/] [bin/] [rtl_file_list.lst] - Rev 154

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
154 New directory structure. root 5844d 11h /pci/trunk/sim/rtl_sim/bin/rtl_file_list.lst
140 Update! SPOCI Implemented! mihad 7716d 07h /pci/trunk/sim/rtl_sim/bin/rtl_file_list.lst
131 Moved top.v to bench directory. Removed unneeded meta_flop,
modified files list files accordingly.
mihad 7756d 07h /pci/trunk/sim/rtl_sim/bin/rtl_file_list.lst
124 Added missing signals to 2 sensitivity lists. Everything works the same as before. tadejm 7808d 10h /pci/trunk/sim/rtl_sim/bin/rtl_file_list.lst
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.
mihad 7890d 01h /pci/trunk/sim/rtl_sim/bin/rtl_file_list.lst
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 8078d 02h /pci/trunk/sim/rtl_sim/bin/rtl_file_list.lst
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 8197d 03h /pci/trunk/sim/rtl_sim/bin/rtl_file_list.lst
16 Import of various scripts for simulation running mihad 8438d 05h /pci/trunk/sim/rtl_sim/bin/rtl_file_list.lst

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.