OpenCores
URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] [plasma/] [tags/] [V3_0/] [vhdl/] [control.vhd] - Rev 352

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
352 linus 5560d 16h /plasma/tags/V3_0/vhdl/control.vhd
350 root 5589d 11h /plasma/tags/V3_0/vhdl/control.vhd
140 This commit was manufactured by cvs2svn to create tag 'V3_0'. 6689d 23h /plasma/tags/V3_0/vhdl/control.vhd
139 Major changes -- updated to Plasma Version 3 rhoads 6689d 23h /plasma/tags/V3_0/vhdl/control.vhd
128 Reset all registers, constants now upper case. rhoads 7307d 09h /plasma/tags/V3_0/vhdl/control.vhd
113 Matthias Grunewald's bug fixes:
Branch and compare instructions didn't interpret immediate as signed.
rhoads 7506d 23h /plasma/tags/V3_0/vhdl/control.vhd
84 Fixed comment rhoads 8031d 20h /plasma/tags/V3_0/vhdl/control.vhd
71 removed pause in rhoads 8039d 22h /plasma/tags/V3_0/vhdl/control.vhd
61 mem_none -> mem_fetch rhoads 8048d 03h /plasma/tags/V3_0/vhdl/control.vhd
46 Comments cleanup rhoads 8065d 23h /plasma/tags/V3_0/vhdl/control.vhd
44 Fixed signed 64-bit multiply rhoads 8143d 12h /plasma/tags/V3_0/vhdl/control.vhd
43 Renamed M-lite to Plasma rhoads 8145d 23h /plasma/tags/V3_0/vhdl/control.vhd
39 Changed name to M-lite to avoid trademark issues. rhoads 8178d 04h /plasma/tags/V3_0/vhdl/control.vhd
17 Fixed "blez $0,target". Made LWL=LW and SWL=SW. Changed tabs to spaces. rhoads 8204d 22h /plasma/tags/V3_0/vhdl/control.vhd
10 Add pause_in to process dependency, fixes "lw $4,0($4)" rhoads 8208d 22h /plasma/tags/V3_0/vhdl/control.vhd
7 Made writes 4 cycles, improved mem_ctrl.vhd rhoads 8220d 05h /plasma/tags/V3_0/vhdl/control.vhd
6 JAL now correctly sets r31 to instruction AFTER branch delay slot. Fixed interrupts. rhoads 8224d 04h /plasma/tags/V3_0/vhdl/control.vhd
2 MIPS-lite CPU core rhoads 8443d 04h /plasma/tags/V3_0/vhdl/control.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.