URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] [plasma/] [tags/] [V3_0/] [vhdl/] [mlite_cpu.vhd] - Rev 363

Rev	Log message	Author	Age	Path
352		linus	5673d 04h	/plasma/tags/V3_0/vhdl/mlite_cpu.vhd
350		root	5701d 23h	/plasma/tags/V3_0/vhdl/mlite_cpu.vhd
140	This commit was manufactured by cvs2svn to create tag 'V3_0'.		6802d 12h	/plasma/tags/V3_0/vhdl/mlite_cpu.vhd
139	Major changes -- updated to Plasma Version 3	rhoads	6802d 12h	/plasma/tags/V3_0/vhdl/mlite_cpu.vhd
132	Changed "GENERIC" string to "DEFAULT" to be Xilinx friendly.	rhoads	7282d 10h	/plasma/tags/V3_0/vhdl/mlite_cpu.vhd
128	Reset all registers, constants now upper case.	rhoads	7419d 22h	/plasma/tags/V3_0/vhdl/mlite_cpu.vhd
124	Holger Lohn's fix for interrupts when 3-state pipeline enabled.	rhoads	7438d 11h	/plasma/tags/V3_0/vhdl/mlite_cpu.vhd
120	Make generics "GENERIC"	rhoads	7581d 00h	/plasma/tags/V3_0/vhdl/mlite_cpu.vhd
114	Matthias Grunewald's changes to get synthesis to work with Synopsys' FPGA Compiler II.	rhoads	7619d 12h	/plasma/tags/V3_0/vhdl/mlite_cpu.vhd
96	Simplify take_branch	rhoads	8142d 15h	/plasma/tags/V3_0/vhdl/mlite_cpu.vhd
83	Updated comments, accurate_timing on by default	rhoads	8144d 09h	/plasma/tags/V3_0/vhdl/mlite_cpu.vhd
73	pipeline, better reset	rhoads	8152d 10h	/plasma/tags/V3_0/vhdl/mlite_cpu.vhd
60	reset control	rhoads	8160d 15h	/plasma/tags/V3_0/vhdl/mlite_cpu.vhd
47	Altera	rhoads	8178d 11h	/plasma/tags/V3_0/vhdl/mlite_cpu.vhd
43	Renamed M-lite to Plasma	rhoads	8258d 12h	/plasma/tags/V3_0/vhdl/mlite_cpu.vhd
39	Changed name to M-lite to avoid trademark issues.	rhoads	8290d 17h	/plasma/tags/V3_0/vhdl/mlite_cpu.vhd