OpenCores
URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] [plasma/] [trunk/] [vhdl/] [mlite_pack.vhd] - Rev 436

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
429 Changed INIT bit length in RAM16X1D and RAM32X1D rhoads 3981d 20h /plasma/trunk/vhdl/mlite_pack.vhd
397 Added RAM32X1D option rhoads 4868d 10h /plasma/trunk/vhdl/mlite_pack.vhd
383 Permit up to 64KB internal RAM and updated cache code. rhoads 5030d 16h /plasma/trunk/vhdl/mlite_pack.vhd
352 linus 5533d 06h /plasma/trunk/vhdl/mlite_pack.vhd
350 root 5562d 01h /plasma/trunk/vhdl/mlite_pack.vhd
346 Support optional 4KB cache rhoads 5629d 20h /plasma/trunk/vhdl/mlite_pack.vhd
332 Updated Altera lpm_ram_dp rhoads 5690d 15h /plasma/trunk/vhdl/mlite_pack.vhd
285 Added eth_dma rhoads 5969d 15h /plasma/trunk/vhdl/mlite_pack.vhd
264 Latch address and byte_we in mem_ctrl.vhd rhoads 6012d 23h /plasma/trunk/vhdl/mlite_pack.vhd
202 Defined outputing PC as stage #0 rhoads 6252d 01h /plasma/trunk/vhdl/mlite_pack.vhd
194 Implemented BREAK and SYSCALL opcodes rhoads 6316d 20h /plasma/trunk/vhdl/mlite_pack.vhd
139 Major changes -- updated to Plasma Version 3 rhoads 6662d 13h /plasma/trunk/vhdl/mlite_pack.vhd
132 Changed "GENERIC" string to "DEFAULT" to be Xilinx friendly. rhoads 7142d 12h /plasma/trunk/vhdl/mlite_pack.vhd
128 Reset all registers, constants now upper case. rhoads 7279d 23h /plasma/trunk/vhdl/mlite_pack.vhd
125 Fixed pc_source_type comment. rhoads 7298d 13h /plasma/trunk/vhdl/mlite_pack.vhd
116 Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7479d 13h /plasma/trunk/vhdl/mlite_pack.vhd
96 Simplify take_branch rhoads 8002d 17h /plasma/trunk/vhdl/mlite_pack.vhd
91 Removed unused alu_function_type entries rhoads 8004d 10h /plasma/trunk/vhdl/mlite_pack.vhd
70 pipeline rhoads 8012d 12h /plasma/trunk/vhdl/mlite_pack.vhd
62 updated LPM functions; mem_none->mem_fetch rhoads 8020d 17h /plasma/trunk/vhdl/mlite_pack.vhd

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.