URL https://opencores.org/ocsvn/raytrac/raytrac/trunk

Subversion Repositories raytrac

[/] [raytrac/] [branches/] [fp_sgdma/] [arith/] [wide/] [fmul32.vhd] - Rev 257

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
241	fmul32 x 6 multipliers wide	jguarin2002	4475d 00h	/raytrac/branches/fp_sgdma/arith/wide/fmul32.vhd
240	last minute correction	jguarin2002	4475d 04h	/raytrac/branches/fp_sgdma/arith/wide/fmul32.vhd
239	wide multiplicator added to avoid optimization	jguarin2002	4475d 05h	/raytrac/branches/fp_sgdma/arith/wide/fmul32.vhd
238	wide multiplicator added to avoid optimization	jguarin2002	4475d 05h	/raytrac/branches/fp_sgdma/arith/wide/fmul32.vhd
219	RayTrac: Non tested and witouh TSE	jguarin2002	4493d 22h	/fmul32.vhd
196	raytrac+sg_dma+raytrac. Step One, the DPC is transformed. Now there are five instructions (check the design document), theres no full queue sync event, there are only four result queues and only 3 add fp 32 b adders rather than 4. Even it seems like a reduction has taken place, decodification efforts take place when decoding multiplexation from arithmetic blocks towards the resulting queues	jguarin2002	4536d 02h	/fmul32.vhd
160	Corrections derived from simulation debugging	jguarin2002	4609d 20h	/fmul32.vhd
158	Changing std_logic_vector types to my custom far more convinients xfloat32\!	jguarin2002	4611d 10h	/fmul32.vhd
157	For the first time the whole Raytrac RTL code compiled along with its testbench code in ModelSim	jguarin2002	4611d 21h	/fmul32.vhd
155	Changes applied prior to testbenching using the script tb_compiler.py	jguarin2002	4615d 10h	/fmul32.vhd
153	last modifications for tb_compiler.py compliance	jguarin2002	4618d 02h	/fmul32.vhd
152	Test bench oriented modifications	jguarin2002	4622d 03h	/fmul32.vhd
150	First Beta of RayTrac for a total size of 3874 lcells. Great Result\!	jguarin2002	4694d 20h	/fmul32.vhd
139	Sync	jguarin2002	4805d 11h	/fmul32.vhd
137	Syncing with enables and eleminated all the register outputs since none block should carry on a register output	jguarin2002	4816d 03h	/fmul32.vhd
121	taking out std_logic_arith from sight.... no conversions allowed	jguarin2002	4861d 15h	/fmul32.vhd
118	fp beta version reached a 17,5% logic cell starting at 450 LEs and finishing in 371 LEs for fadd32	jguarin2002	4868d 02h	/fmul32.vhd
96	2 floating points operands multiplication done and optimized	jguarin2002	4906d 00h	/fmul32.vhd
94	Optimization on the functionality of the mantissa multiplier... the results are much more precise than last revision...	jguarin2002	4907d 21h	/fmul32.vhd
93	New Fpbranch Directory Distribution	jguarin2002	4908d 07h	/fmul32.vhd

1 2 Next >

Show All

Browse

Tools

Subversion Repositories raytrac

[/] [raytrac/] [branches/] [fp_sgdma/] [arith/] [wide/] [fmul32.vhd] - Rev 257

Filtering Options