OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [Testbench/] [bfms/] [micro_bus_model/] [rtl/] [verilog/] [top.syn] - Rev 133

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
133 Added Desing databases and foundation for elaborations tools jt_eaton 3506d 10h /socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus_model/rtl/verilog/top.syn
131 Added elaboration databases and tools
Added bus map creation tools
jt_eaton 3538d 07h /socgen/trunk/common/opencores.org/Testbench/bfms/micro_bus_model/rtl/verilog/top.syn

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.