OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [tools/] [sys/] [workspace] - Rev 131

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
131 Added elaboration databases and tools
Added bus map creation tools		 jt_eaton 3530d 01h /socgen/trunk/tools/sys/workspace
130 Dec 2014 major release
trimmed out some IP
replaced perl database with Berkeley		 jt_eaton 3633d 18h /socgen/trunk/tools/sys/workspace
128 major cleanup
added toolflows for sim,syn,documentation,linting and verilog
added documentation tools		 jt_eaton 4089d 00h /socgen/trunk/tools/sys/workspace
127 final cleanup before DAC jt_eaton 4203d 20h /socgen/trunk/tools/sys/workspace
124 beta release candidate 1
changed design.xml name
aligned schema with filesystem		 jt_eaton 4354d 22h /socgen/trunk/tools/sys/workspace
119 moved copyright files into /verilog
changed cde copyright to apache from gplv3
split out tools into separate subdirectories
changed design.xml files to socgen: namespace		 jt_eaton 4450d 18h /socgen/trunk/tools/sys/workspace
118 optimized gen_verilog
added padring support
added configuration support
added jtag sims
added accellera candidate bus defs		 jt_eaton 4486d 03h /socgen/trunk/tools/sys/workspace
117 added yellow pages tools jt_eaton 4513d 22h /socgen/trunk/tools/sys/workspace
110 split out more ip-xact components
added sw sources		 jt_eaton 4633d 21h /socgen/trunk/tools/sys/workspace
100 created workspace prroject=fpga_mrisc for single compile
general cleanup		 jt_eaton 4744d 00h /socgen/trunk/tools/sys/workspace
99 moved all projects into /projects/opencores.org
added build_register
added fizzim		 jt_eaton 4786d 17h /socgen/trunk/tools/sys/workspace
97 changed sim run directory to icarus
added ise directory into syn
added _tb testbench file to all sims		 jt_eaton 4822d 22h /socgen/trunk/tools/sys/workspace
96 hierConnections now create ports jt_eaton 4896d 18h /socgen/trunk/tools/sys/workspace
95 added first cut at busdefs
added clock reset enable pads and jtag_rpc		 jt_eaton 4905d 16h /socgen/trunk/tools/sys/workspace
94 socgen now supports both sim and syn views
now allow each xml file to set its destination		 jt_eaton 4932d 17h /socgen/trunk/tools/sys/workspace

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.