OpenCores

URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [tools/] [verilog/] [gen_verilog] - Rev 135

Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
135	resynced with socgen, Release V1.0.0 changed tool lic to apache 2.0	jt_eaton	2944d 22h	/socgen/trunk/tools/verilog/gen_verilog
134	Resynced database socgen now supports elaboration Bad news is that it is now alot slower.	jt_eaton	3455d 00h	/socgen/trunk/tools/verilog/gen_verilog
133	Added Desing databases and foundation for elaborations tools	jt_eaton	3498d 01h	/socgen/trunk/tools/verilog/gen_verilog
131	Added elaboration databases and tools Added bus map creation tools	jt_eaton	3529d 22h	/socgen/trunk/tools/verilog/gen_verilog
130	Dec 2014 major release trimmed out some IP replaced perl database with Berkeley	jt_eaton	3633d 15h	/socgen/trunk/tools/verilog/gen_verilog
128	major cleanup added toolflows for sim,syn,documentation,linting and verilog added documentation tools	jt_eaton	4088d 21h	/socgen/trunk/tools/verilog/gen_verilog
127	final cleanup before DAC	jt_eaton	4203d 17h	/socgen/trunk/tools/verilog/gen_verilog
126	added mor1kx cleanup	jt_eaton	4256d 22h	/socgen/trunk/tools/verilog/gen_verilog
125	Added two new 6502 cores in www.6502.org cleaned up sogen xml files and added module name control	jt_eaton	4301d 16h	/socgen/trunk/tools/verilog/gen_verilog
124	beta release candidate 1 changed design.xml name aligned schema with filesystem	jt_eaton	4354d 19h	/socgen/trunk/tools/verilog/gen_verilog
123	added support for ubuntu 12.10	jt_eaton	4369d 11h	/socgen/trunk/tools/verilog/gen_verilog
122	Moved Nexys2 from opencores.org to digilentinc.com Moved jtag_rpc and or1k Busdefs into cde_jtag and or1200 components	jt_eaton	4377d 14h	/socgen/trunk/tools/verilog/gen_verilog
121	cleaned up sims, added autogenerated test bench files removed mrisc and experimental or1k code	jt_eaton	4397d 20h	/socgen/trunk/tools/verilog/gen_verilog
120	clean up componentGenerators names and directories sim + lint now synthesis TestBench	jt_eaton	4415d 20h	/socgen/trunk/tools/verilog/gen_verilog
119	moved copyright files into /verilog changed cde copyright to apache from gplv3 split out tools into separate subdirectories changed design.xml files to socgen: namespace	jt_eaton	4450d 15h	/socgen/trunk/tools/verilog/gen_verilog

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.