OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [tools/] [yp/] [lib.pm] - Rev 134

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
134 Resynced database
socgen now supports elaboration
Bad news is that it is now alot slower.
jt_eaton 3439d 21h /socgen/trunk/tools/yp/lib.pm
133 Added Desing databases and foundation for elaborations tools jt_eaton 3482d 22h /socgen/trunk/tools/yp/lib.pm
131 Added elaboration databases and tools
Added bus map creation tools
jt_eaton 3514d 19h /socgen/trunk/tools/yp/lib.pm
130 Dec 2014 major release
trimmed out some IP
replaced perl database with Berkeley
jt_eaton 3618d 12h /socgen/trunk/tools/yp/lib.pm
128 major cleanup
added toolflows for sim,syn,documentation,linting and verilog
added documentation tools
jt_eaton 4073d 19h /socgen/trunk/tools/yp/lib.pm
127 final cleanup before DAC jt_eaton 4188d 15h /socgen/trunk/tools/yp/lib.pm
126 added mor1kx
cleanup
jt_eaton 4241d 20h /socgen/trunk/tools/yp/lib.pm
125 Added two new 6502 cores in www.6502.org

cleaned up sogen xml files and added module name control
jt_eaton 4286d 14h /socgen/trunk/tools/yp/lib.pm
124 beta release candidate 1
changed design.xml name
aligned schema with filesystem
jt_eaton 4339d 17h /socgen/trunk/tools/yp/lib.pm
122 Moved Nexys2 from opencores.org to digilentinc.com
Moved jtag_rpc and or1k Busdefs into cde_jtag and or1200 components
jt_eaton 4362d 12h /socgen/trunk/tools/yp/lib.pm
120 clean up componentGenerators names and directories
sim + lint now synthesis TestBench
jt_eaton 4400d 18h /socgen/trunk/tools/yp/lib.pm
118 optimized gen_verilog
added padring support
added configuration support
added jtag sims
added accellera candidate bus defs
jt_eaton 4470d 22h /socgen/trunk/tools/yp/lib.pm
117 added yellow pages tools jt_eaton 4498d 17h /socgen/trunk/tools/yp/lib.pm

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.