OpenCores
URL https://opencores.org/ocsvn/spi/spi/trunk

Subversion Repositories spi

[/] [spi/] [trunk/] [rtl/] [verilog/] [spi_shift.v] - Rev 29

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 New directory structure. root 5726d 21h /spi/trunk/rtl/verilog/spi_shift.v
21 Byte selects changed. simons 7798d 15h /spi/trunk/rtl/verilog/spi_shift.v
19 Errors fixed. simons 7799d 19h /spi/trunk/rtl/verilog/spi_shift.v
15 Defines set in order. simons 7802d 19h /spi/trunk/rtl/verilog/spi_shift.v
13 8-bit WB access enabled. simons 7803d 13h /spi/trunk/rtl/verilog/spi_shift.v
9 Support for 128 bits character length added. Zero value divider bug fixed. simons 7882d 13h /spi/trunk/rtl/verilog/spi_shift.v
7 Support for 64 bit caharacter len added. simons 7991d 02h /spi/trunk/rtl/verilog/spi_shift.v
2 Initial import simons 8189d 14h /spi/trunk/rtl/verilog/spi_shift.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.