OpenCores
URL https://opencores.org/ocsvn/t400/t400/trunk

Subversion Repositories t400

[/] [t400/] [trunk/] [sim/] [rtl_sim/] [Makefile] - Rev 179

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
179 - remove unsupported CVS tags
- propset for Id
arniml 5720d 06h /t400/trunk/sim/rtl_sim/Makefile
176 New directory structure. root 5742d 16h /t400/trunk/sim/rtl_sim/Makefile
166 t400_opc_table obsoleted by t400_mnemonic_pack arniml 6055d 06h /t400/trunk/sim/rtl_sim/Makefile
146 added t410 toplevel plus testbench arniml 6745d 04h /t400/trunk/sim/rtl_sim/Makefile
140 t421 and tb_t421 added arniml 6745d 12h /t400/trunk/sim/rtl_sim/Makefile
126 added testbench for production test arniml 6746d 07h /t400/trunk/sim/rtl_sim/Makefile
118 * microbus testbench added
* generic_ram_ena used instead of generic_ram
arniml 6751d 05h /t400/trunk/sim/rtl_sim/Makefile
76 remove tb_int_behav_c0 arniml 6759d 23h /t400/trunk/sim/rtl_sim/Makefile
70 interrupt functionality added arniml 6760d 07h /t400/trunk/sim/rtl_sim/Makefile
49 io_in added arniml 6766d 02h /t400/trunk/sim/rtl_sim/Makefile
44 new dependency for t400_alu arniml 6766d 04h /t400/trunk/sim/rtl_sim/Makefile
38 timer module added arniml 6767d 23h /t400/trunk/sim/rtl_sim/Makefile
21 include t420 system and testbench arniml 6772d 04h /t400/trunk/sim/rtl_sim/Makefile
4 remove superfluous testbench arniml 6782d 00h /t400/trunk/sim/rtl_sim/Makefile
2 import from local CVS repository, LOC_CVS_0_1 arniml 6782d 00h /t400/trunk/sim/rtl_sim/Makefile

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.