OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_2_beta/] [rtl/] [vhdl/] [alu.vhd] - Rev 292

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5626d 01h /t48/tags/rel_0_2_beta/rtl/vhdl/alu.vhd
252 This commit was manufactured by cvs2svn to create tag 'rel_0_2_beta'. 6596d 10h /t48/tags/rel_0_2_beta/rtl/vhdl/alu.vhd
77 move from std_logic_arith to numeric_std arniml 7406d 11h /t48/tags/rel_0_2_beta/rtl/vhdl/alu.vhd
45 remove unused signals arniml 7423d 13h /t48/tags/rel_0_2_beta/rtl/vhdl/alu.vhd
44 default assignment for aux_carry_o arniml 7423d 14h /t48/tags/rel_0_2_beta/rtl/vhdl/alu.vhd
43 fix sensitivity list arniml 7424d 14h /t48/tags/rel_0_2_beta/rtl/vhdl/alu.vhd
40 rework adder and force resource sharing between ADD, INC and DEC arniml 7424d 17h /t48/tags/rel_0_2_beta/rtl/vhdl/alu.vhd
38 add measures to implement XCHD arniml 7426d 20h /t48/tags/rel_0_2_beta/rtl/vhdl/alu.vhd
26 support for DA instruction arniml 7433d 14h /t48/tags/rel_0_2_beta/rtl/vhdl/alu.vhd
4 initial check-in arniml 7438d 13h /t48/tags/rel_0_2_beta/rtl/vhdl/alu.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.