OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_2_beta/] [sw/] [i8039emu/] [i8039.c] - Rev 338

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5648d 20h /t48/tags/rel_0_2_beta/sw/i8039emu/i8039.c
252 This commit was manufactured by cvs2svn to create tag 'rel_0_2_beta'. 6619d 05h /t48/tags/rel_0_2_beta/sw/i8039emu/i8039.c
88 allow memory bank switching during interrupts arniml 7422d 12h /t48/tags/rel_0_2_beta/sw/i8039emu/i8039.c
74 enhance pass/fail detection arniml 7429d 18h /t48/tags/rel_0_2_beta/sw/i8039emu/i8039.c
58 add periodic interrupt arniml 7438d 08h /t48/tags/rel_0_2_beta/sw/i8039emu/i8039.c
52 + fix bug in PSW[3]
+ read SP properly for dump
arniml 7439d 09h /t48/tags/rel_0_2_beta/sw/i8039emu/i8039.c
49 Imported sources arniml 7444d 10h /t48/tags/rel_0_2_beta/sw/i8039emu/i8039.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.