OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_3_beta/] [rtl/] [vhdl/] [decoder.vhd] - Rev 292

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5638d 10h /t48/tags/rel_0_3_beta/rtl/vhdl/decoder.vhd
253 This commit was manufactured by cvs2svn to create tag 'rel_0_3_beta'. 6608d 19h /t48/tags/rel_0_3_beta/rtl/vhdl/decoder.vhd
120 Fix bug report:
"Program Memory bank can be switched during interrupt"
int module emits int_in_progress signal that is used inside the decoder
to hold mb low for JMP and CALL during interrupts		 arniml 7351d 23h /t48/tags/rel_0_3_beta/rtl/vhdl/decoder.vhd
106 clean-up use of ea_i arniml 7392d 22h /t48/tags/rel_0_3_beta/rtl/vhdl/decoder.vhd
101 assert p2_read_p2_o when expander port is read arniml 7396d 06h /t48/tags/rel_0_3_beta/rtl/vhdl/decoder.vhd
92 work around bug in Quartus II 4.0 arniml 7397d 05h /t48/tags/rel_0_3_beta/rtl/vhdl/decoder.vhd
78 adjust external timing of BUS arniml 7418d 04h /t48/tags/rel_0_3_beta/rtl/vhdl/decoder.vhd
72 removed superfluous signal from sensitivity list arniml 7419d 09h /t48/tags/rel_0_3_beta/rtl/vhdl/decoder.vhd
64 + enhance instruction strobe generation
+ rework address output under EA=1 conditions		 arniml 7425d 01h /t48/tags/rel_0_3_beta/rtl/vhdl/decoder.vhd
60 + add marker for injected calls
+ suppress intstruction strobes for injected calls		 arniml 7427d 22h /t48/tags/rel_0_3_beta/rtl/vhdl/decoder.vhd
53 make istrobe visible through testbench package arniml 7428d 23h /t48/tags/rel_0_3_beta/rtl/vhdl/decoder.vhd
45 remove unused signals arniml 7435d 22h /t48/tags/rel_0_3_beta/rtl/vhdl/decoder.vhd
38 add measures to implement XCHD arniml 7439d 06h /t48/tags/rel_0_3_beta/rtl/vhdl/decoder.vhd
27 implemented mnemonic DA arniml 7445d 23h /t48/tags/rel_0_3_beta/rtl/vhdl/decoder.vhd
21 implement mnemonics:
+ MOVD_A_PP
+ OUTD_PP_A -> ANLD PP, A; MOVD PP, A; ORLD PP, A		 arniml 7446d 07h /t48/tags/rel_0_3_beta/rtl/vhdl/decoder.vhd
4 initial check-in arniml 7450d 23h /t48/tags/rel_0_3_beta/rtl/vhdl/decoder.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.