OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_3_beta/] [sw/] [i8039emu/] [i8039.c] - Rev 319

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5608d 08h /t48/tags/rel_0_3_beta/sw/i8039emu/i8039.c
253 This commit was manufactured by cvs2svn to create tag 'rel_0_3_beta'. 6578d 17h /t48/tags/rel_0_3_beta/sw/i8039emu/i8039.c
127 + log status of A11 properly during interrupt routines
+ trigger counter on negative edge of T1 instead of positive edge
arniml 7318d 06h /t48/tags/rel_0_3_beta/sw/i8039emu/i8039.c
124 fix wrong handling of MB after return from interrupt arniml 7319d 03h /t48/tags/rel_0_3_beta/sw/i8039emu/i8039.c
88 allow memory bank switching during interrupts arniml 7382d 00h /t48/tags/rel_0_3_beta/sw/i8039emu/i8039.c
74 enhance pass/fail detection arniml 7389d 06h /t48/tags/rel_0_3_beta/sw/i8039emu/i8039.c
58 add periodic interrupt arniml 7397d 20h /t48/tags/rel_0_3_beta/sw/i8039emu/i8039.c
52 + fix bug in PSW[3]
+ read SP properly for dump
arniml 7398d 21h /t48/tags/rel_0_3_beta/sw/i8039emu/i8039.c
49 Imported sources arniml 7403d 22h /t48/tags/rel_0_3_beta/sw/i8039emu/i8039.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.