OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] [bench/] [vhdl/] [if_timing.vhd] - Rev 338

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5648d 23h /t48/tags/rel_0_6_1_beta/bench/vhdl/if_timing.vhd
256 This commit was manufactured by cvs2svn to create tag 'rel_0_6_1_beta'. 6619d 08h /t48/tags/rel_0_6_1_beta/bench/vhdl/if_timing.vhd
200 add check for
tCP: Port Control Setup to PROG'
arniml 6873d 11h /t48/tags/rel_0_6_1_beta/bench/vhdl/if_timing.vhd
160 add others to case statement arniml 7206d 13h /t48/tags/rel_0_6_1_beta/bench/vhdl/if_timing.vhd
140 remove tAW sanity check
conflicts with OUTL A, BUS
arniml 7245d 13h /t48/tags/rel_0_6_1_beta/bench/vhdl/if_timing.vhd
133 add checks for PSEN arniml 7289d 08h /t48/tags/rel_0_6_1_beta/bench/vhdl/if_timing.vhd
82 check expander timings arniml 7428d 12h /t48/tags/rel_0_6_1_beta/bench/vhdl/if_timing.vhd
81 initial check-in arniml 7428d 16h /t48/tags/rel_0_6_1_beta/bench/vhdl/if_timing.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.