OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] [rtl/] [vhdl/] [p2.vhd] - Rev 292

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5601d 22h /t48/tags/rel_0_6_1_beta/rtl/vhdl/p2.vhd
256 This commit was manufactured by cvs2svn to create tag 'rel_0_6_1_beta'. 6572d 06h /t48/tags/rel_0_6_1_beta/rtl/vhdl/p2.vhd
206 * change low impedance markers for P2
separate marker for low and high part
* p2_o output is also registered to prevent combinational
output to pads
arniml 6826d 10h /t48/tags/rel_0_6_1_beta/rtl/vhdl/p2.vhd
179 introduce prefix 't48_' for all packages, entities and configurations arniml 6969d 21h /t48/tags/rel_0_6_1_beta/rtl/vhdl/p2.vhd
129 cleanup copyright notice arniml 7304d 15h /t48/tags/rel_0_6_1_beta/rtl/vhdl/p2.vhd
98 Fix bug "ANL and ORL to P1/P2 read port status instead of port output register" arniml 7359d 18h /t48/tags/rel_0_6_1_beta/rtl/vhdl/p2.vhd
77 move from std_logic_arith to numeric_std arniml 7382d 08h /t48/tags/rel_0_6_1_beta/rtl/vhdl/p2.vhd
32 rename pX_limp to pX_low_imp arniml 7408d 12h /t48/tags/rel_0_6_1_beta/rtl/vhdl/p2.vhd
23 rework Port 2 expander handling arniml 7409d 18h /t48/tags/rel_0_6_1_beta/rtl/vhdl/p2.vhd
4 initial check-in arniml 7414d 10h /t48/tags/rel_0_6_1_beta/rtl/vhdl/p2.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.