OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6__beta/] [rtl/] [vhdl/] [timer.vhd] - Rev 342

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5663d 02h /t48/tags/rel_0_6__beta/rtl/vhdl/timer.vhd
257 This commit was manufactured by cvs2svn to create tag 'rel_0_6__beta'. 6633d 11h /t48/tags/rel_0_6__beta/rtl/vhdl/timer.vhd
179 introduce prefix 't48_' for all packages, entities and configurations arniml 7031d 02h /t48/tags/rel_0_6__beta/rtl/vhdl/timer.vhd
129 cleanup copyright notice arniml 7365d 19h /t48/tags/rel_0_6__beta/rtl/vhdl/timer.vhd
128 counter_q is not cleared during reset
this would match all different descriptions of the Counter as
a) if the software assumes that the Counter is modified during reset, it
will initialize the Counter anyhow
b) the special case 'Counter not modified during reset' is covered
arniml 7372d 23h /t48/tags/rel_0_6__beta/rtl/vhdl/timer.vhd
91 fix edge detector bug for counter arniml 7421d 20h /t48/tags/rel_0_6__beta/rtl/vhdl/timer.vhd
59 increment prescaler with MSTATE4 arniml 7452d 14h /t48/tags/rel_0_6__beta/rtl/vhdl/timer.vhd
4 initial check-in arniml 7475d 14h /t48/tags/rel_0_6__beta/rtl/vhdl/timer.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.