OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_beta/] [sw/] [i8039emu/] [i8039.c] - Rev 292

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5601d 22h /t48/tags/rel_0_6_beta/sw/i8039emu/i8039.c
258 This commit was manufactured by cvs2svn to create tag 'rel_0_6_beta'. 6572d 06h /t48/tags/rel_0_6_beta/sw/i8039emu/i8039.c
127 + log status of A11 properly during interrupt routines
+ trigger counter on negative edge of T1 instead of positive edge
arniml 7311d 19h /t48/tags/rel_0_6_beta/sw/i8039emu/i8039.c
124 fix wrong handling of MB after return from interrupt arniml 7312d 17h /t48/tags/rel_0_6_beta/sw/i8039emu/i8039.c
88 allow memory bank switching during interrupts arniml 7375d 14h /t48/tags/rel_0_6_beta/sw/i8039emu/i8039.c
74 enhance pass/fail detection arniml 7382d 20h /t48/tags/rel_0_6_beta/sw/i8039emu/i8039.c
58 add periodic interrupt arniml 7391d 09h /t48/tags/rel_0_6_beta/sw/i8039emu/i8039.c
52 + fix bug in PSW[3]
+ read SP properly for dump
arniml 7392d 11h /t48/tags/rel_0_6_beta/sw/i8039emu/i8039.c
49 Imported sources arniml 7397d 12h /t48/tags/rel_0_6_beta/sw/i8039emu/i8039.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.