OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [sw/] [verif/] [black_box/] [mb/] [int/] [test.asm] - Rev 292

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5615d 08h /t48/tags/rel_1_0/sw/verif/black_box/mb/int/test.asm
277 This commit was manufactured by cvs2svn to create tag 'rel_1_0'. 6427d 18h /t48/tags/rel_1_0/sw/verif/black_box/mb/int/test.asm
122 test MB after return from interrupt arniml 7326d 03h /t48/tags/rel_1_0/sw/verif/black_box/mb/int/test.asm
118 test MB/interrupt behaviour according to bug report
"Program Memory bank can be switched during interrupt"
arniml 7328d 21h /t48/tags/rel_1_0/sw/verif/black_box/mb/int/test.asm
87 abort gracfullt if memory bank switching does not work arniml 7389d 01h /t48/tags/rel_1_0/sw/verif/black_box/mb/int/test.asm
12 Imported sources arniml 7425d 19h /t48/tags/rel_1_0/sw/verif/black_box/mb/int/test.asm

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.