URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_2/] [rtl/] [vhdl/] [decoder.vhd] - Rev 321

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
300	maintenance release for svn updates	arniml	5549d 12h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
295	- remove unsupported CVS tags - propset for Id	arniml	5606d 15h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
292	New directory structure.	root	5629d 01h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
291	remove t48_opc_decoder component reference	arniml	5940d 13h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
284	better support for ISE/XST: opc_table and opc_decoder merged into decoder_pack and decoder	arniml	5943d 13h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
220	new input xtal_en_i	arniml	6623d 10h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
215	suppress p2_output_pch_o when MOVX operation is accessing the external memory	arniml	6840d 14h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
214	fix sensitivity list	arniml	6847d 15h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
204	* suppress p2_output_pch_o when p2_output_exp is active * wire xtal_i to interrupt module	arniml	6853d 13h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
195	Suppress assertion of bus_read_bus_s when interrupt is pending. This should fix bug report "PROBLEM WHEN INT AND JMP"	arniml	6855d 01h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
188	move check for int_pending_s into ea_i_='0' branch this fixes a glitch on PCH when an interrutp occurs during external program memory fetch	arniml	6902d 14h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
179	introduce prefix 't48_' for all packages, entities and configurations	arniml	6997d 01h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
178	Move latching of BUS to MSTATE2 -> sample BUS at the end of RD'	arniml	6998d 12h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
171	remove obsolete output stack_high_o	arniml	7029d 12h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
143	Fix bug report: "RD' and WR' not asserted for INS A, BUS and OUTL BUS, A" rd is asserted for INS A, BUS wr is asserted for OUTL BUS, A P1, P2 and BUS are written in first instruction cycle	arniml	7225d 15h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
134	Fix bug report: "PSENn Timing" PSEN is now only asserted for the second cycle if explicitely requested by assert_psen_s. The previous implementation asserted PSEN together with RD or WR.	arniml	7269d 10h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
120	Fix bug report: "Program Memory bank can be switched during interrupt" int module emits int_in_progress signal that is used inside the decoder to hold mb low for JMP and CALL during interrupts	arniml	7342d 13h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
106	clean-up use of ea_i	arniml	7383d 13h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
101	assert p2_read_p2_o when expander port is read	arniml	7386d 20h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd
92	work around bug in Quartus II 4.0	arniml	7387d 19h	/t48/tags/rel_1_2/rtl/vhdl/decoder.vhd

1 2 Next >

Show All

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_2/] [rtl/] [vhdl/] [decoder.vhd] - Rev 321

Filtering Options