OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_4/] [sim/] [rtl_sim/] [Makefile.ghdl] - Rev 344

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
344 release 1.4 arniml 531d 21h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
342 merge branch wip_t2x into trunk arniml 531d 21h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
311 add t8042ah arniml 570d 18h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
306 add testbench for t8041
add test upi41/basic_echo		 arniml 572d 17h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
303 add prelim upi41 support arniml 573d 19h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
292 New directory structure. root 5603d 05h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
283 update to new mnemonic decoder arniml 5917d 17h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
259 added t8243 core plus related testbenches arniml 6573d 13h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
232 update to new memory concept arniml 6596d 13h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
218 simplifications arniml 6683d 21h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
154 added t8039_notri hierarchy arniml 7160d 19h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
151 added hierarchy t8048_notri and components package for t48 systems arniml 7162d 07h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
116 adapt to GHDL 0.12 / gcc 3.4.0 arniml 7345d 18h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
93 add support for line coverage evaluation with gcov arniml 7361d 23h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
79 add if_timing module arniml 7382d 22h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
77 move from std_logic_arith to numeric_std arniml 7383d 15h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
75 remove obsolete design unit arniml 7383d 19h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
71 add T8039 and its testbench arniml 7389d 19h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
16 fix header arniml 7412d 16h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
11 add description arniml 7413d 16h /t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.