OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] [controller_test.v] - Rev 244

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
237 Added a preliminary collision detection logic. creep 5659d 04h /t6507lp/trunk/rtl/verilog/controller_test.v
233 ADC and SBC are 100% verified in regular mode. Decimal mode still missing. creep 5665d 07h /t6507lp/trunk/rtl/verilog/controller_test.v
232 New video test. creep 5667d 01h /t6507lp/trunk/rtl/verilog/controller_test.v
231 Minor bugs fixed. gabrieloshiro 5667d 03h /t6507lp/trunk/rtl/verilog/controller_test.v
230 Changed TIA behavior. It is now pixel-based. creep 5667d 03h /t6507lp/trunk/rtl/verilog/controller_test.v
227 Fixing conflicts. creep 5667d 08h /t6507lp/trunk/rtl/verilog/controller_test.v
225 Minor changes! gabrieloshiro 5668d 00h /t6507lp/trunk/rtl/verilog/controller_test.v
223 Minor sintax errors fixed. gabrieloshiro 5668d 02h /t6507lp/trunk/rtl/verilog/controller_test.v
222 Added a simple line-by-line tester. creep 5668d 04h /t6507lp/trunk/rtl/verilog/controller_test.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.