OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] [t6507lp_alu.v] - Rev 160

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 Bug 28 fixed. PHA was not coping the register to alu_a output gabrieloshiro 5692d 17h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
157 gabrieloshiro 5692d 17h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
156 Some bugs were fixed. Testbench were expecting wrong values sometimes. gabrieloshiro 5692d 19h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
154 BRK_IMP was asserting 0 to B flag.

Bug report #25 fixed.		 gabrieloshiro 5692d 23h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
152 Bug #24 from trac was fixed. gabrieloshiro 5693d 17h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
151 tah comitado! gabrieloshiro 5693d 18h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
150 Bug #24 from trac might be fixed. Processor register is working properly. gabrieloshiro 5693d 18h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
149 Bug #24 from trac might be fixed. Processor register is working properly. gabrieloshiro 5693d 19h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
148 Reset assertion was commented. It was not working properly. gabrieloshiro 5693d 19h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
145 ASL instruction fixed. For some reason the operator "<<" is not working properly. gabrieloshiro 5694d 18h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
142 Alu bug fixed. Z and N flags depend on result, so they must be attributed after result is assigned. gabrieloshiro 5694d 22h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v
141 t6507lp_alu.v is the correct name for the alu module. File name should always be the same as the module name. creep 5694d 22h /t6507lp/trunk/rtl/verilog/t6507lp_alu.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.