OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] [t6507lp_fsm_tb.v] - Rev 236

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
146 Fixed ticket #13: reset behavior in the FSM. creep 5708d 22h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
117 Fixed the top level and connected the entire project. creep 5716d 04h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
116 Changed the module instantiation into the dot form. creep 5716d 05h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
115 Renamed the signal control. It is mem_rw now. creep 5716d 05h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
112 Created a global timescale file for the project. creep 5716d 05h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
111 Performed some linting after coding was finished. creep 5716d 21h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
110 All addressing modes and special instructions have been coded and simulated. The file still requires coments, linting and some coverage. creep 5716d 22h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
109 PLA and PLP are coded and simulated. creep 5717d 01h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
108 PHA and PHP are coded and simulated. creep 5717d 01h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
107 The RTS instruction is working fine. Coded and simulated. creep 5717d 02h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
105 The RTI instruction is working fine. Coded and simulated. creep 5717d 03h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
104 The BRK instruction is working. The reset vector was tested also. creep 5717d 05h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
102 Some early modifications to support the special stack instructions. creep 5718d 01h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
101 Absolute indirect addressing mode is coded and simulated. creep 5718d 04h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
100 IDY WRITE TYPE instructions are coded and simulated. creep 5718d 05h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
98 Updated status and some comments. creep 5718d 06h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
96 IDY READ TYPE instructions are coded and simulated.
IDY WRITE TYPE instructions are coded but still requires simulation.		 creep 5720d 22h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
95 IDX addressing mode is also 100%, coded and simulated. creep 5721d 01h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
94 Relative addressing mode is almost 100% functional.
It just needs another test to check if the adrres_plus_index logic is not recalculating the pc in two consecutive cycles.		 creep 5721d 22h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
92 Absolute indexed mode working properly. All cases were simulated. creep 5722d 04h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.