OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] [video.v] - Rev 249

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
246 Added some older files plus the first syn script creep 5471d 03h /t6507lp/trunk/rtl/verilog/video.v
238 ALU file is linted. creep 5516d 23h /t6507lp/trunk/rtl/verilog/video.v
237 Added a preliminary collision detection logic. creep 5518d 00h /t6507lp/trunk/rtl/verilog/video.v
235 Bug #60: added a brief simulation to the video_converter module. creep 5518d 21h /t6507lp/trunk/rtl/verilog/video.v
222 Added a simple line-by-line tester. creep 5527d 00h /t6507lp/trunk/rtl/verilog/video.v
221 Added a VGA controller. creep 5527d 03h /t6507lp/trunk/rtl/verilog/video.v
218 Added the video converter. creep 5530d 21h /t6507lp/trunk/rtl/verilog/video.v
217 All write operations at the TIA are coded. creep 5532d 03h /t6507lp/trunk/rtl/verilog/video.v
216 Register bank at TIA properly set. Working on the R/W instructions. creep 5532d 22h /t6507lp/trunk/rtl/verilog/video.v
215 Adding the video module. creep 5533d 23h /t6507lp/trunk/rtl/verilog/video.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.