OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [bench/] [verilog/] [or1200_monitor.v] - Rev 49

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
39 Removed auto logging of processor state, added option to enable it in makefile, documented way the tests are done in makefile and that should probably be moved to some readme at some point julius 5766d 18h /test_project/trunk/bench/verilog/or1200_monitor.v
34 Fixed up couple of things. Changed way the test name is defined in sim Makefile julius 5767d 20h /test_project/trunk/bench/verilog/or1200_monitor.v
31 Further progress with orpsoc test setup julius 5769d 13h /test_project/trunk/bench/verilog/or1200_monitor.v
30 Updating bench julius 5771d 18h /test_project/trunk/bench/verilog/or1200_monitor.v

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.