URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [bench/] [verilog/] [or1200_monitor.v] - Rev 62

Rev	Log message	Author	Age	Path
52	Enabled own printf function using UART as output	julius	5873d 17h	/test_project/trunk/bench/verilog/or1200_monitor.v
39	Removed auto logging of processor state, added option to enable it in makefile, documented way the tests are done in makefile and that should probably be moved to some readme at some point	julius	5887d 01h	/test_project/trunk/bench/verilog/or1200_monitor.v
34	Fixed up couple of things. Changed way the test name is defined in sim Makefile	julius	5888d 04h	/test_project/trunk/bench/verilog/or1200_monitor.v
31	Further progress with orpsoc test setup	julius	5889d 20h	/test_project/trunk/bench/verilog/or1200_monitor.v
30	Updating bench	julius	5892d 01h	/test_project/trunk/bench/verilog/or1200_monitor.v