OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [bench/] [verilog/] [orpsoc_testbench.v] - Rev 51

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
46 Flash memory now also disabled when SDRAM disabled, which is by default. Ethernet now enabled by defining USE_ETHERNET, otherwise it is disabled by default. Default icarus tests now very fast due to this julius 5678d 01h /test_project/trunk/bench/verilog/orpsoc_testbench.v
45 Many updates including internal SRAM instead of SDRAM as default, so inclusion of the SRAM model, a new VMEM generation program, and script and testbench updates to allow the switching on and off for SDRAM, which as mentioned is now off by default julius 5678d 18h /test_project/trunk/bench/verilog/orpsoc_testbench.v
43 Added some verilator lint controls, made icarus script much more concise. First stage of verilation now works julius 5685d 02h /test_project/trunk/bench/verilog/orpsoc_testbench.v
40 Change name of file and module of orpsoc_top module julius 5685d 20h /test_project/trunk/bench/verilog/orpsoc_testbench.v
34 Fixed up couple of things. Changed way the test name is defined in sim Makefile julius 5687d 00h /test_project/trunk/bench/verilog/orpsoc_testbench.v
32 Looks like basic icarus tests passing. Todo is a list of timeouts for the rtl sim julius 5688d 16h /test_project/trunk/bench/verilog/orpsoc_testbench.v
31 Further progress with orpsoc test setup julius 5688d 16h /test_project/trunk/bench/verilog/orpsoc_testbench.v
30 Updating bench julius 5690d 21h /test_project/trunk/bench/verilog/orpsoc_testbench.v
26 Adding testbench and makefile update julius 5692d 02h /test_project/trunk/bench/verilog/orpsoc_testbench.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.