URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [bench/] [verilog/] [orpsoc_testbench_defines.v] - Rev 53

Rev	Log message	Author	Age	Path
52	Enabled own printf function using UART as output	julius	5872d 22h	/test_project/trunk/bench/verilog/orpsoc_testbench_defines.v
34	Fixed up couple of things. Changed way the test name is defined in sim Makefile	julius	5887d 08h	/test_project/trunk/bench/verilog/orpsoc_testbench_defines.v
30	Updating bench	julius	5891d 06h	/test_project/trunk/bench/verilog/orpsoc_testbench_defines.v
26	Adding testbench and makefile update	julius	5892d 10h	/test_project/trunk/bench/verilog/orpsoc_testbench_defines.v